


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "( sbus&lt;in&gt;metadata ) &lt;and&gt; ( fpga&lt;in&gt;metadata )"

e-mail

Your search matched 4 of 1168854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Publication year in Ascending order.

» [View Session History](#)» [New Search](#)

Modify Search

» Key

ACC routines



IEEE JNL IEEE Journal or Magazine

☐ Check to search only within this results set

IEE JNL IEE Journal or Magazine

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE CNF IEEE Conference Proceeding

Select Article Information

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

- ☐ 1. **An SBus Monitor Board**  
Xie, H.A.; Forward, K.E.; Adams, K.M.; Leask, D.;  
Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the Third International Symposium on  
1995 Page(s):160 - 167  
[AbstractPlus](#) | Full Text: [PDF\(128 KB\)](#) IEEE CNF
- ☐ 2. **An SBus Multi Tracer and its applications**  
Xie, H.A.; Forward, K.; Adams, K.M.; Kumar, S.;  
Test Symposium, 1995., Proceedings of the Fourth Asian  
23-24 Nov. 1995 Page(s):9 - 14  
[AbstractPlus](#) | Full Text: [PDF\(460 KB\)](#) IEEE CNF
- ☐ 3. **Development of board level simulation models of complex standard components**  
Pottinger, D.H.J.; Williams, G.R., III; Kelly, J.S.; Tamboli, S.;  
Circuits and Systems, 1996., IEEE 39th Midwest symposium on  
Volume 1, 18-21 Aug. 1996 Page(s):415 - 418 vol.1  
[AbstractPlus](#) | Full Text: [PDF\(420 KB\)](#) IEEE CNF
- ☐ 4. **AKKA: a tool-kit for cosynthesis and prototyping**  
Tammema, K.; O'Nils, M.; Jantsch, A.; Hemani, A.;  
Hardware-Software Cosynthesis for Reconfigurable Systems (Digest No: 1996/036), IE  
22 Feb. 1996 Page(s):8/1 - 8/8  
[AbstractPlus](#) | Full Text: [PDF\(536 KB\)](#) IEE CNF

[Help](#) [Contact Us](#) [Privacy & ;](#)

© Copyright 2005 IEEE -

 Indexed by



Welcome United States Patent and Trademark Office

☐ [Search Session History](#)
[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Wed, 8 Jun 2005, 7:00:17 PM EST

## Search Query Display

Edit an existing query or  
compose a new query in the  
Search Query Display.




Select a search number (#)  
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

## Recent Search Queries

- [#1](#) (software hardware pointers<in>metadata)
- [#2](#) (software/hardware pointers<in>metadata)
- [#3](#) ( software hardware<in>metadata ) <and>  
( pointers<in>metadata )
- [#4](#) ( hardware software<in>metadata ) <and>  
( pointer<in>metadata )
- [#5](#) ( software hardware <in>metadata ) <and>  
( pointer<in>metadata )
- [#6](#) ( an sbus monitor board<in>metadata )
- [#7](#) ( sbus<in>metadata )
- [#8](#) ( sbus<in>metadata ) <and> ( fpga<in>metadata )
- [#9](#) ( acc<in>metadata ) <and> ( verilog<in>metadata ) <and>  
( fpga<in>metadata )
- [#10](#) ( acc<in>metadata ) <and> ( fpga<in>metadata )
- [#11](#) ( pli<in>metadata ) <and> ( fpga<in>metadata )
- [#12](#) ( fpga<in>metadata ) <and> ( c++<in>metadata )
- [#13](#) ( fpga<in>metadata ) <and> ( c++<in>metadata )
- [#14](#) ( fpga<in>metadata ) <and> ( hardware software<in>metadata )  
<and> ( interface<in>metadata )
- [#15](#) ( fpga<in>metadata ) <and> ( hardware software<in>metadata )  
<and> ( interface<in>metadata )
- [#16](#) ( fpga<in>metadata ) <and> ( software interface<in>metadata )
- [#17](#) ( fpga<in>metadata ) <and> ( interface<in>metadata )  
  
( hardware software<in>metadata ) <and> ( co-

- [#18](#) simulation<in>metadata )
- [#19](#) (( hardware software<in>metadata ) <and> ( co-simulation<in>metadata )<AND> (reconfig<or>fpga<in>metadata))
- [#20](#) (( hardware software<in>metadata ) <and> ( co-simulation<in>metadata )<AND> (reconfig<or>fpga<in>metadata))
- [#21](#) ( fpga<in>metadata ) <and> ( co-simulation<in>metadata )
- [#22](#) ( fpga<in>metadata ) <and> ( cosimulation<in>metadata )
- [#23](#) ( fpga<in>metadata ) <and> ( cosimulation<in>metadata )
- [#24](#) ( reconfigurable<in>metadata ) <and> ( co-simulation<in>metadata )
- [#25](#) ( reconfigurable<in>metadata ) <and> ( cosimulation<in>metadata )
- [#26](#) ( pointer<in>metadata ) <and> ( interface<in>metadata ) <and> ( gate array<in>metadata )
- [#27](#) ( fpga i/o controller<in>metadata )
- [#28](#) ( fpga<in>metadata ) <and> ( i/o controller<in>metadata )
- [#29](#) ( fpga<in>metadata ) <and> ( address space<in>metadata )
- [#30](#) ((a general purpose interface for hardware/software cosimulation)<in>metadata)
- 

**POTAL**

The ACM Digital Library  
Full Text Available - Search Results Page 1 of 4

Search: The ACM Digital Library    The Guide

---

Found 7 title(s) of 143 documents.

# THE ACM DIGITAL LIBRARY


TITLE SEARCH RESULTS USING GOOGLE SCHOLAR™

SORT BY relevance expanded form	Save results to a Binder	Try an Advanced Search	Try this search in The ACM Guide
Display results	? Search Tips		
	<input type="checkbox"/> Open results in a new window		


Result page: 1 2 3 4 5 6 7 8 9 10 next

Bibtex 200 bibtext

- A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning  
Ramon Lysychev, Frank Vahid  
February 2004 Proceedings of the Conference on Design, Automation and Test in Europe - Volume 1  
Full-text available   
Abstract Information: In previous work, we showed the benefits and feasibility of having a processor dynamically partition its executing software such that critical software kernels are transparently partitioned to execute as a hardware coprocessor on configurable logic -- an approach we call warp processing. The configurable logic place and route step is the most computationally intensive part of such hardware/software partitioning, normally running for many minutes or hours on powerful desktop processors. In contra ... Keywords: Hardware/software partitioning, FPGA fabric, configurable logic, synthesis, place and route, platforms, system-on-a-chip, dynamic optimization, codesign, self-improving chips, just-in-time compilation, warp processors, reconfigurable computing  
Reference scale
- A hardware implementation of gridless routing based on content addressable memory  
Masao Sato, Kazuo Kubota, Tatsuo Onishi  
January 2001 Proceedings of the 27th ACM/IEEE conference on Design automation  
Full-text available   
Abstract Information: A new gridless router accelerated by Content Addressable Memory (CAM) is presented. A gridless version of the linear expansion algorithm is implemented, which always finds a path if one exists. The router runs in time proportional to the size of the CAM-based acceleration components rather than the more obstacles there are in the routing region, the more effective the CAM-based approach is.  
Keywords: High performance routing engine  
T. D. Spier, D. A. Edwards  
October 1987 Proceedings of the 24th ACM/IEEE conference on Design automation  
Full-text available   
Abstract Information: A hardware architecture for implementing Lee based routing algorithms is described. The design features hardware implementations of the main data structures and parallelism among a number of specialised processing elements. An engine based on this architecture has been constructed which executes a sophisticated cost-based algorithm 40 times faster than a VAX 11/780.  
A hardware overhead in messaging layers where does the lime go?  
Vijay Karamchhi, Andrew A. Chien  
November 1984 Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, Volume 29 , 28 issue 11 , 5  
Full-text available   
Abstract Information: Despite improvements in network interfaces and software messaging libraries, software communication overhead still dominates the hardware routing cost in most systems. In this study, we identify the source of this overhead by analyzing software costs of typical communication protocols built atop the active messages layer on the CM-5. We show that up to 50-70% of the software messaging costs are a direct consequence of the gap between specific network features such as arbitrary delivery ...
- Hardware/Software Co-Vesting of Embedded Memories in Complex SOCs  
Bai Hong Peng, Qian Xu, Nicola Nicolici  
November 2003 IEEE/ACM International conference on Computer-Aided Design  
Full-text available


**design**  
Full text available:  [PDF \(227.0 KB\)](#)  
Abstract information: [AD-233444](#), [AD-233445](#), [AD-233446](#)

A novel approach for testing embedded memories in complex systems-on-a-chip (SOCs) is presented. The proposed solution aims to balance the usage of the existing on-chip resources and dedicated design test (DFT) hardware such that the functional power constraints are not exceeded during test while trading off the testing time against DFT area and performance overhead. The suitability of software-centric and hardware-centric approaches for embedded memory testing is examined and to combine the advantages ...


**Issues in partitioning & design space exploration for codesign: Dynamic hardware/software partitioning, a first approach**  
Greg Sitt, Roman Lysecky, Frank Vahid  
June 2003  
**Proceedings of the 40th conference on Design automation**  
Full text available:  [PDF \(227.0 KB\)](#)  
Abstract information: [M-03-0106](#), [M-03-0107](#), [M-03-0108](#), [M-03-0109](#), [M-03-0110](#), [M-03-0111](#)

Partitioning an application among software running on a microprocessor and hardware co-processors in on-chip configurable logic has been shown to improve performance and energy consumption in embedded systems. Meanwhile, dynamic software optimization methods have shown the usefulness and feasibility of runtime program optimization, but those optimization methods do not achieve as much as partitioning. We introduce a first approach to dynamic hardware/software partitioning. We describe our system architect ...


**Keywords:** FPGA, codesign, dynamic optimization, embedded systems, hardware/software partitioning, platforms, self-improving chips, synthesis, system-on-a-chip

**Implementing multidestination worms in switch-based parallel systems: architectural alternatives and their impact**  
Craig B. Stunkel, Rajeev Sivaram, Dhanabateswar K. Panda  
May 2003  
**ACM SIGARCH Computer Architecture News: Proceedings of the 24th annual ACM international symposium on computer architecture**  
Full text available:  [PDF \(227.0 KB\)](#)  
Abstract information: [M-03-0106](#), [M-03-0107](#), [M-03-0108](#), [M-03-0109](#), [M-03-0110](#), [M-03-0111](#)

Multidestination message passing has been proposed as an attractive mechanism for efficiently implementing multicast and other collective operations on direct networks. However, applying this mechanism to switch-based parallel systems is non-trivial. In this paper we propose alternative switch architectures with differing buffer organizations to implement multidestination worms on switch-based parallel systems. First, we discuss issues related to such implementation (deadlock-freedom, replicable ...

**Hardware support for automatic routing**  
E. Damm, H. Gethöffer, K. Kaiser, E. Damm GmbH  
June 2003  
**Proceedings of the 19th conference on Design automation**  
Full text available:  [PDF \(227.0 KB\)](#)  
Abstract information: [M-03-0106](#), [M-03-0107](#), [M-03-0108](#), [M-03-0109](#), [M-03-0110](#), [M-03-0111](#)

A system for automatic routing based on an iterative application of Lee's algorithm is presented. An extended cell admissibility is defined for continuous design rules in coarse rectangular grids. Combined hardware and software design strategies are applied towards the definition of data structures and their kernel primitives for automatic routing. The hardware architecture and the implementation of specific structures are discussed. The resulting extended routing unit is used in a CAD sys ...

**CAD for reconfigurable computing: Dynamic FPGA routing for just-in-time FPGA compilation**  
Roman Lysecky, Frank Vahid, Sheldon X.-D. Tan  
June 2003  
**Proceedings of the 41st annual conference on Design automation - Volume 00**  
Full text available:  [PDF \(227.0 KB\)](#)  
Abstract information: [M-03-0106](#), [M-03-0107](#), [M-03-0108](#), [M-03-0109](#), [M-03-0110](#), [M-03-0111](#)

Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. However, embedded systems increasingly incorporate Field Programmable Gate Arrays (FPGAs), for which the concept of a standard hardware binary did not previously exist, requiring designers to implement a hardware circuit for a single specific FPGA. We introduce the concept of a standard hardware binary, using a just-in-time ...

**Keywords:** FPGA, codesign, configurable logic, dynamic optimization, hardware/software partitioning, just-in-time compilation, place and route, platforms, system-on-a-chip, warp processors

**A benchmark suite for evaluating configurable computing systems—status, reflections, and future directions**  
S. Kumar, L. Pires, S. Ponnuswamy, C. Nanavati, J. Golusky, M. Vogta, S. Wadi, D. Pandala, H. Spaenbergh  
June 2003



Results (page 1): software + based +routing +hardware

The ACM Portal is published by the Association for Computing Machinery, Copyright © 2005 ACM, Inc.  
Terms of Usage Privacy Policy Contact Us

World Downloads  Adobe Acrobat  QuickTime  Windows Media Player  Real Player



Web Images Groups News Errogle Local more »  
A General Purpose Interface for Hardware/Sof [Search] Advanced Search Preferences

Web Results 1 - 10 of about 506 for A General Purpose Interface for Hardware/Software Cosimulation. (0.3

PDF A Heterogeneous Environment for Hardware/Software Cosimulation \*

File Format: PDF/Adobe Acrobat  
a general-purpose cosimulation interface with an emphasis, on how it helps with the problems ... An Overview of the Hardware/Software Cosimulation Interface ... doi.ieee.computersociety.org/10.1109/SIMSYM.1997.586458 - Similar pages

Hardware/Software Interface Codeign for Embedded Systems

Consequently, general-purpose systems typically model HW/SW interfaces twice: ... HARDWARE/SOFTWARE INTERFACE CODESIGN. High-performance embedded systems ... doi.ieee.computersociety.org/10.1109/MC.2005.61 - Similar pages  
[ More results from doi.ieee.computersociety.org ]

PDF A Heterogeneous Environment for Hardware/software Cosimulation ...

File Format: PDF/Adobe Acrobat  
a general-purpose cosimulation interface with an emphasis ... the Hardware/Software Cosimulation Interface. Hardware Simulation Engine. Interface Engine ... ieeeexplore.ieee.org/iel3/4478/12708/00586458.pdf?arnumber=586458 - Similar pages

IDA: Codesign of Embedded Systems: Status and Trends

In hardware-software cosimulation, software execution is simulated as ... cost efficiency - especially compared to modern general-purpose processors. ... www.ida.ing.tu-bs.de/research/groups/article/dtup1.e.shtml - 13k - Jun 8, 2005 - Cached - Similar pages

PDF Performance-Driven Multi-FPGA Partitioning Using Functional...

File Format: Microsoft PowerPoint 97 - View as HTML  
Interface between: - hardware-hardware - hardware-software - software-software. Timing and protocols ... General-purpose simulator - event-driven ... nihucad.cs.nthu.edu.tw/AllenWu/cs6133\_99/2\_codesign.ppt - Similar pages

PDF A Rapid Prototyping Tool for Hardware/Software Cosimulation of ...

File Format: PDF/Adobe Acrobat - View as HTML  
A Rapid Prototyping Tool for Hardware/Software Cosimulation of ... includes two General Purpose Timer Blocks, two Serial Interfaces, a Watchdog Timer, ... www.sra.uni-hannover.de/cleasim/docs/papers/frip97.pdf - Similar pages

PDF An Integrated Cosimulation Environment for Heterogeneous Systems...

File Format: PDF/Adobe Acrobat - View as HTML  
an operating system, and expand to general-purpose cosimulation ... Whether each process is hardware, software, or interface is already fixed at the ... courses.cs.tamu.edu/rabit/cps6177/resources/Co-simulation-DAES98.pdf - Similar pages

Hardware/Software Codeign - introducing an interdisciplinary course

The components used usually include a general purpose processor, ... 3.1 What would be a typical context for a hardware / software codeign process? ... www.cs.ubc.ca/wccce/program98/micaela/micaela.html - 32k - Cached - Similar pages

PDF EXPERIMENT NUMBER 10 Hardware-Software Partitioning

File Format: PDF/Adobe Acrobat - View as HTML  
Reinforce fundamental concepts of cosimulation and coverification ... systems typically consist of both application-specific hardware and a general purpose ...

www.ece.umn.edu/courses/cpe214/Cpe214\_labs/lab10.pdf - Similar pages

PDF Hardware/Software Co-Design - Proceedings of the IEEE

File Format: PDF/Adobe Acrobat - View as HTML  
The hardware/software interface defines another architect ... Cosimulation is widely applicable to general-, purpose and digital-signal processor design, ... www.ece.pdx.edu/~song/IC/codesign/demicheli\_codesign.pdf - Similar pages

GOOOOOOOOOogle  
Result Page: 1 2 3 4 5 6 7 8 9 10 Next

Free! Get the Google Toolbar. Download Now - About Toolbar

Google: [ ] Search - [ ] 377 blocked | [ ] Check - [ ] Autolink - [ ] Autofill

A General Purpose Interface for Har [Search]

Search within results | Language Tools | Search Tips | Dissatisfied? Help us Improve

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google

[Subscribe \(Full Service\)](#)    [Register](#) (Limited Service, Free)    [Login](#)  
**Search:**    The ACM Digital Library    The Guide  
memory mapped I/O comparison

---

ACM Portal  
A C M P O R T A L  
USPTO

Terms used memory mapped I/O comparison      Found 47,033 of 156,259

Sort results by relevance expanded form Display results

Save results to a Binder Search Tips Open results in a new window

Results 1 - 20 of 200      Result page: 1 2 3 4 5 6 7 8 9 10 next  
Best 200 shown      Relevance scale

### 1 Promises and reality: Server I/O networks past, present, and future

Renato John Redo  
August 2003    Proceedings of the ACM SIGCOMM workshop on Network-I/O convergence: experience, lessons, implications  
Full text available: pdf(225.62 KB)    Additional information: full citation, abstract, references, index terms

Enterprise and technical customers place a diverse set of requirements on server I/O networks. In the past, no single network type has been able to satisfy all of these requirements. As a result several fabric types evolved and several interconnects emerged to satisfy a subset of the requirements. Recently several technologies have emerged that enable a single interconnect to be used as more than one fabric type. This paper will describe the requirements customers place on server I/O networks: t ...

**Keywords:** 10 GigE, Cluster, Cluster Networks, Gigabit Ethernet, I/O Expansion Network, IOEN, InfiniBand, LAN, PCI, PCI Express, RDMA, RNIC, SAN, Socket Extensions, TOE, IONIC, ISCSI, iSER

### 2 Functional-join processing

R. Braumandl, J. Clausen, A. Kemper, D. Kossmann  
February 2000    The VLDB Journal — The International Journal on Very Large Data Bases, Volume 8 Issue 3-4  
Full text available: pdf(488.22 KB)    Additional information: full citation, abstract, citations, index terms


Inter-object references are one of the key concepts of object-relational and object-oriented database systems. In this work, we investigate alternative techniques to implement inter-object references and make the best use of them in query processing, i.e., in evaluating functional joins. We will give a comprehensive overview and performance evaluation of all known techniques for simple (single-valued) as well as multi-valued functional joins. Furthermore, we will describe special order-preser ...

**Keywords:** Functional join, Logical OID, Object identifier, Order-preserving join, Physical OID, Pointer join, Query processing

### 3 Reducing Address Bus Transitions for Low Power Memory Mapping

Preeti R. Panda, Nikil D. Dutta  
March 1996    Proceedings of the 1996 European conference on Design and Test

Full text available: [pdf\(713.02 KB\)](#) Additional Information: [full citation](#), [abstract](#), [citations](#)

 [Publisher Site](#)

We present low power techniques for mapping arrays in behavioral specifications to physical memory, specifically for memory intensive behaviors that exhibit regularity in their memory access patterns. Our approach exploits this regularity in memory accesses by reducing the number of transitions on the memory address bus. We study the impact of different strategies for mapping arrays in behaviors to physical memory, on power dissipation during memory accesses. We describe a heuristic for selectin ...

**4 A simple and efficient parallel disk mergesort**  
Rakesh D. Barve, Jeffrey Scott Vitter  
June 1999 **Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures**  
Full text available: [pdf\(1.32 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**5 Shared virtual memory with automatic update support**  
Liliv Ifode, Matthias Blumrich, Cezary Dubnicki, David L. Oppenheimer, Jaswinder Pal Singh, Kai Li  
May 1999 **Proceedings of the 13th International conference on Supercomputing**  
Full text available: [pdf\(1.20 MB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

**6 A comparative study of arbitration algorithms for the Alpha 21364 pipelined router**  
Shubendu S. Mukherjee, Federico Silla, Peter Bannon, Joel Emer, Steve Lang, David Webb  
October 2002 **Proceedings of the 10th International conference on Architectural support for programming languages and operating systems**, Volume 30 , 36 , 37 Issue 5 , 5 , 10  
Full text available: [pdf\(1.44 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

Interconnection networks usually consist of a fabric of interconnected routers, which receive packets arriving at their input ports and forward them to appropriate output ports. Unfortunately, network packets moving through these routers are often delayed due to conflicting demand for resources, such as output ports or buffer space. Hence, routers typically employ *arbiters* that resolve conflicting resource demands to maximize the number of matches between packets waiting at input ports an ...

**7 Exploiting the locality of memory references to reduce the address bus energy**  
Enric Muroli, Tomás Lang, Lordi Corradella  
August 1997 **Proceedings of the 1997 International symposium on Low power electronics and design**  
Full text available: [pdf\(933.21 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#)

**8 A personal supercomputer for climate research**  
James C. Hoe, Chris Hill, Alistair Adcroft  
January 1999 **Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM)**  
Full text available: [pdf\(491.63 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)



### Detecting graph-based spatial outliers: algorithms and applications (a summary of results)

Shashi Shekhar, Chang-Tien Lu, Pusheng Zhang

August 2001 **Proceedings of the seventh ACM SIGKDD international conference on Knowledge discovery and data mining**

Full text available: [pdf\(590.38 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

Identification of outliers can lead to the discovery of unexpected, interesting, and useful knowledge. Existing methods are designed for detecting spatial outliers in multidimensional geometric data sets, where a distance metric is available. In this paper, we focus on detecting spatial outliers in graph structured data sets. We define statistical tests, analyze the statistical foundation underlying our approach, design several fast algorithms to detect spatial outliers, and provide a cost model ...

**Keywords:** Outlier Detection, Spatial Data Mining, Spatial Graphs

### 10 Special system-oriented section: the best of SIGMOD '94: QuickStore: a high performance mapped object store

Seth J. White, David J. DeWitt

October 1995 **The VLDB Journal - The International Journal on Very Large Data Bases**, Volume 4 Issue 4

Full text available: [pdf\(2.58 MB\)](#) Additional Information: full citation, abstract, references, citations

QuickStore is a memory-mapped storage system for persistent C++, built on top of the EXODUS Storage Manager. QuickStore provides fast access to in-memory objects by allowing application programs to access objects via normal virtual memory pointers. This article presents the results of a detailed performance study using the OO7 benchmark. The study compares the performance of QuickStore with the latest implementation of the E programming language. The QuickStore and E systems exemplify the two ba ...

**Keywords:** benchmark, client-server, memory-mapped, object-oriented, performance, pointer swizzling

### 11 Set-associative cache simulation using generalized binomial trees

Rabin A. Sugumar, Santosh G. Abraham

February 1995 **ACM Transactions on Computer Systems (TOCS)**, Volume 13 Issue 1

Full text available: [pdf\(1.51 MB\)](#) Additional Information: full citation, abstract, references, citations, index terms, review

Set-associative caches are widely used in CPU memory hierarchies, I/O subsystems, and file systems to reduce average access times. This article proposes an efficient simulation technique for simulating a group of set-associative caches in a single pass through the address trace, where all caches have the same line size but varying associativities and varying number of sets. The article also introduces a generalization of the ordinary binomial tree and presents a representation of caches in ...

**Keywords:** all-associativity simulation, binomial tree, cache modeling, inclusion properties, set-associative caches, single-pass simulation, trace-driven simulation

### 12 IO-Lite: a unified I/O buffering and caching system

Vivek S. Pai, Peter Druschel, Willy Zwaenepoel

February 2000 **ACM Transactions on Computer Systems (TOCS)**, Volume 18 Issue 1

Full text available: [pdf\(196.15 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

This article presents the design, implementation, and evaluation of IO-Lite, a unified I/O buffering and caching system for general-purpose operating systems. IO-Lite unifies all buffering and caching in the system, to the extent permitted by the hardware. In particular, it allows applications, the interprocess communication system, the file system, the file cache, and the network subsystem to safely and concurrently share a single physical copy of the data. Protection and ...

**Keywords:** I/O buffering, caching, networking, zero-copy

### 13 Session 7: Reducing transitions on memory buses using sector-based encoding technique

Yazdan Aghaghiri, Massoud Pedram, Farzan Fallah

August 2002 **Proceedings of the 2002 International symposium on Low power electronics and design**

Full text available: [pdf\(266.67 KB\)](#) Additional Information: full citation, abstract, references, index terms

In this paper, we introduce a class of irredundant low power encoding techniques for memory address buses. The basic idea is to partition the memory space into a number of sectors. These sectors can, for example, represent address spaces for the code, heap, and stack segments of one or more application programs. Each address is first dynamically mapped to the appropriate sector and then is encoded with respect to the sector head. Each sector head is updated based on the last accessed address in ...

### 14 Equal rights for functional objects or, the more things change, the more they are the same

Henry G. Baker

October 1993 **ACM SIGPLAN OOPS Messenger**, Volume 4 Issue 4

Full text available: [pdf\(2.61 MB\)](#) Additional Information: full citation, abstract, index terms

We argue that intensional object identity in object-oriented programming languages and databases is best defined operationally by side-effect semantics. A corollary is that "functional" objects have extensional semantics. This model of object identity, which is analogous to the normal forms of relational algebra, provides cleaner semantics for the value-transmission operations and built-in primitive equality predicate of a programming language, and eliminates the confusion surrounding "ca ...

### 15 Compiler-based I/O prefetching for out-of-core applications

Angela Denke Brown, Todd C. Mowry, Orran Krieger

May 2001 **ACM Transactions on Computer Systems (TOCS)**, Volume 19 Issue 2

Full text available: [pdf\(499.03 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms, review

Current operating systems offer poor performance when a numeric application's working set does not fit in main memory. As a result, programmers who wish to solve "out-of-core" problems efficiently are typically faced with the onerous task of rewriting an application to use explicit I/O operations (e.g., read/write). In this paper, we propose and evaluate a fully automatic technique which liberates the programmer from this task, provides high performance, and requires only minima ...

**Keywords:** compiler optimization, prefetching, virtual memory

### 16 Emulation - a useful tool in the development of computer systems

F. A. Salomon, D. A. Tafuri

March 1982 **Proceedings of the 15th annual symposium on Simulation**


Full text available:  pdf(749.55 KB) Additional Information: full citation, abstract, references, index, terms

Emulation is playing a key role in the development of a BELLMAC-32A microprocessor-based computer system at Bell Telephone Laboratories. The emulation is used for the development of the operating system for the new computer system to permit both hardware and software development to proceed in parallel. The emulation's goal is to permit the operating system to be developed before the hardware is available. This is aimed at reducing the time and effort required in the hardware/software integr ...

**17 Fast cluster failover using virtual memory-mapped communication**

Yuanxuan Zhou, Peter M. Chen, Kai Li

May 1999 **Proceedings of the 13th International conference on Supercomputing**

Full text available:  pdf(1.45 MB) Additional Information: full citation, references, citations, index, terms

**18 Cache memory performance in a unix environment**

Cedell Alexander, William Keshlear, Furrokh Cooper, Faye Briggs

June 1986 **ACM SIGARCH Computer Architecture News**, Volume 14 Issue 3

Full text available:  pdf(2.10 MB) Additional Information: full citation, citations, index, terms

**19 High-level low power design II: A VLSI array processing oriented fast fourier transform algorithm and hardware implementation**

Zhenyu Liu, Yang Song, Takeshi Ikenaga, Satoshi Goto

April 2005 **Proceedings of the 15th ACM Great Lakes symposium on VLSI**

Full text available:  pdf(723.76 KB) Additional Information: full citation, abstract, references, index, terms


Many parallel Fast Fourier Transform (FFT) algorithms adopt multiple stages architecture to increase performance. However, data permutation between stages consumes volume memory and processing time. An FFT array processing mapping algorithm is proposed in this paper to overcome this demerit. In this algorithm, arbitrary  $2^k$  butterfly units (BUs) could be scheduled to work in parallel on  $n=2^k$  data ( $k=0, 1, \dots, s-1$ ). Because no inter stage data transfer is required, mem ...

**Keywords:** array processing, fast fourier transform (FFT), singleton algorithm

**20 Coherent network interfaces for fine-grain communication**

Shubhendu S. Mukherjee, Babak Falsafi, Mark D. Hill, David A. Wood

May 1996 **ACM SIGARCH Computer Architecture News**, **Proceedings of the 23rd annual international symposium on Computer architecture**, Volume 24 Issue 2





Full text available:  pdf(1.72 MB) Additional Information: full citation, abstract, references, citations, index, terms

Historically, processor accesses to memory-mapped device registers have been marked uncacheable to insure their visibility to the device. The ubiquity of snooping cache coherence, however, makes it possible for processors and devices to interact with cacheable, coherent memory operations. Using coherence can improve performance by facilitating burst transfers of whole cache blocks and reducing control overheads (e.g., for polling). This paper begins an exploration of network interfaces (NIs) that u ...

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.  
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  Adobe Acrobat  QuickTime  Windows Media Player  Real Player